harmonic tone jamming if full period of -sequence is used to spread each data bit.
The paper is organized as follows. Section II describes the chip-interleaving DS SS system. Performance analysis of the system under ON-OFF wide-band jamming is presented in Section III and the performance of the system under multiple tone jamming is investigated in Section IV. The effect of synchronization error on the performance of the system is analyzed in Section V. Numerical results are presented and compared with conventional DS SS system in Section VI. Finally, conclusions are drawn in Section VII.
II. SYSTEM MODEL
The major difference of the chip-interleaving DS SS system from the conventional DS SS system is the order in which chips are transmitted. Let , where is the sequence of data bits of the th data block and is the spreading sequence of the th data bit of a data block, is the number of data bits per data block and is the number of spreading chips per data bit, i.e., processing gain (PG) 
where is actually the sequence being sent out. The emphasis here is the order of sending . Conventional system transmits the contents of row by row, left to right, while the proposed system transmits them column by column, top to bottom. To be specific, the sequence it sends out can be written as . Thus, the adjacent chips of the same data bit is separated by chips from different information bits. A block diagram of the transceiver of the proposed system is shown in Fig. 1 . On the transmission side in the first interval, the switch rotates from contact to contact every s, the resulting sequence of data chips is multiplied by the first chip of their spreading sequence, respectively, and transmitted. The transmitter then repeats the same procedure in the second, third, etc., until the th interval. On the receiving side, the switch rotates synchronously with the transmitter, deinterleaves and despreads the received sequel of chips to recover the data bits at the end of interval. Finally, the data stream is obtained through parallel to serial device. Thus, the system transmits information bits in duration, with processing 0018-9545/00$10.00 © 2000 IEEE gain which is the same as that of conventional system. It is easy to see that when is equal to one, the system reduces to the conventional system.
Note that in the chip-interleaving system described above, the time intervals between neighboring chips of the same data bit are identical and the order of chips is not changed, hence the system can be called periodic chip-interleaving system (PCIS). In comparison, the chip-interleaving system proposed by Tachikawa and Marubayashi [3] , [5] tries to randomize the time intervals between chips of the same data bit by using delay sequences such as multielements -sequences or TLP sequences. The order of chips is also changed, i.e., for example, the third chip could be sent out before the second chip. Hence, it is appropriate to refer their system as random chip-interleaving system (RCIS) in order to distinguish it from the proposed system. It is worth to point out that in RCIS, the interleaving pattern is actually fixed once the delay sequence is selected. Though the PCIS appears similar to the special case of the RCIS given in [2] , there are several differences between these two systems: 1) the order of chips is changed in the RCIS; 2) the special case of the RCIS exists only when the processing gain is a prime number; and 3) the interleaving pattern can be easily changed during transmission in the PCIS by changing the parameter while that of RCIS will be difficult to change. The SS signal transmitted by the proposed system using BPSK modulation can be mathematically represented by (2) where elsewhere. and are the power and carrier frequency of the DS SS signal, respectively. The acquisition and tracking of the chip-interleaving DS SS system have been discussed in [4] and [5] and the synchronization technique for conventional DS SS system is applicable to the proposed system as well, where the principle employed is the same. Hence, in the following analyses to be presented in Sections III and IV, we will neglect the effect of synchronization error and assume perfect synchronized reception for simplicity of presentation. The effect of synchronization error on the performance of the proposed system will be addressed in Section V.
III. ON-OFF WIDE-BAND JAMMING
We now proceed to examine the system performance under ON-OFF wide-band jamming. The jammer model was described in [7] which is the same as that used in [6] . It is assumed that the noise produced by the jammer is also white Gaussian with increased power spectral density. The jammer operates periodically with ON duration and OFF duration . In other words, and are jammer's ON duration and OFF duration normalized to , respectively. When the jammer is ON, the spectral power density of the noise is , when it is OFF, the noise reduces to background noise with variance , and . Obviously, the assumption of jamming being periodic may not be valid in real situations. However, the assumption allows the analysis of two special cases whose closed-form BER results can be obtained and helps to provide insight on the proposed system performance under ON-OFF wide-band jamming. Generalization to more realistic model of ON-OFF wide-band jamming will be discussed at the end of this section.
For brevity we consider the case that is less than or equal to and , i.e., and . For cases that is larger than and/or , interested readers are referred to [7] for analysis of various combinations of and (with in [7] replaced by , analogous results can be easily obtained following the discussion in [7] ). Results in [7] indicate that the analyses of different combinations of and on conventional DS SS system are similar and our current study on the proposed system also comes to similar conclusion. We define function as the fraction in the th chip duration of a data bit that the jammer is ON, where is the distance of the starting edge of the first chip of a data bit from the starting edge of the jamming noise as shown in Fig. 2 . From the figure, we see that is a periodic function with minimum period . Note that and are all normalized to . For the first chip of a data bit, can be obtained analogously as in case 1a of [7] and can be written as (3) Note in [7] that is defined as the fraction in a bit duration that the jammer is ON and is the starting edge of a data bit from the starting edge of the jamming noise. In the proposed system, adjacent chips of the same information bit are separated with distance . Therefore, the portion of an information bit being affected by the jammer is found to be (4) For a partially jammed BPSK signal, its probability of error is (5) where (6) Assuming the starting time of the jammer is random, has a uniform distribution over the interval . The proposed system performance can be calculated by averaging the of (5) over , i.e., (7) In general, the explicit expression of is unknown and we cannot obtain closed-form expression for (7) . Obviously, on average of the chips will be jammed under the periodic ON-OFF jamming, where is jammer's duty cycle. For low duty cycle jamming, i.e., the jammer's OFF duration is much longer than its ON duration , it is easy to see that the system performance depends on the distribution of the jammed chips in data bits. Contrary to the conventional system, we can change this distribution by adjusting the interleaving parameter in the proposed system. A special case is to have an uniform distribution of the jammed chips in all data bits. In other words, the system distributes the chips of a data bit evenly over the jamming period by proper selection of . We refer to this case as Case A. Under this situation, each information bit is jammed with approximately s, which is proportional to the jammer's duty cycle, and (4) can be approximated by (8) Substituting (8) into (7), we obtain (9) If we define to be the average noise power density, (9) can be rewritten as (10) Another special case, Case B, occurs when is an integer multiple of , i.e., all the chips of the same data bit are virtually located at the same position of the jamming period which results in extreme uneven distribution of jammed chips in data bits. If is an integer multiple of jammer period , we obtain from (3) and (4) (11) Substituting (11) into (7), we finally obtain (12) where
As mentioned before, for a more realistic jamming model the ON-OFF duration should be random variable. Hence, Case A and Case B are two extreme cases and never happen under random ON-OFF jamming. However, these two extreme cases provide useful indications on the proposed system BER performance under impulsive wideband jamming. Furthermore, when the interleaving parameter is large, the chips of a data bit can be considered being uniformly distributed over jammer's ON-OFF duration and Case A is approximated.
IV. HARMONIC TONE JAMMING
In this section, we assume -sequence is used in the system and each data bit is spreaded by full period of the -sequence. Consider an AWGN channel and a multitone jammer, the received signal can be written as (14) where is the transmitted signal defined in (2), is AWGN with unilateral power spectral density , and is the multitone jammer given by (15) where is the number of tones, are the power, frequency offset and phase of the th tone jammer, respectively, and 's are mutually independent random variables uniformly distributed on . If we set (16) the tones are evenly spaced over the region , where is the SS bandwidth measured in radians. We call this type of multitone jammer harmonic jammer. When , (15) reduces to a single tone. Assuming perfectly synchronized reception, the decision variable for a particular data bit, say , can be written as
For simplicity of notations, we will drop the superscript of in what follows. If assume a "one" is transmitted, using (2), (14), and (15), (17) can be simplified to (18) where is due to the channel thermal noise and is a zero mean Gaussian random variable with variance . The term of the right-hand side (RHS) of (18) is given by (19) where is a factor caused by the integrate-and-dump circuit (20)
Since it is generally impossible to obtain the probability distribution of I, the BER performance of the system can only be evaluated numerically. For analysis purposes, we use average signal-to-noise ratio (SNR) to obtain an indication of system performance versus , based on the fact that average SNR is a good performance index. The average SNR is defined by SNR
The problem then reduces to finding the mean and variance of . Since 's are mutually independent random variables uniformly distributed over , the mean of is zero, and the variance of can be expressed as
Note the RHS of (22) is the result already averaged over . We have to average the RHS of (22) over the ensemble of length -sequences in order to obtain the variance of . By using the autocorrelation property of -sequence, we obtain (details are omitted due to space limit) a simple expression for as follows:
(23) It follows that the average SNR is given by (24) at the bottom of the page. As the jammer is harmonic and by using (16), (24) can be simplified to (25), given at the bottom of the page. We can maximize the SNR by setting to be integer multiples of in (25), and the maximum SNR is SNR (26)
In this case, the average BER of the system can also be derived similarly to [1] as given in the following.
SNR (24)
SNR (25) Using the definitions of and under harmonic jamming conditions, (19) and (20) can be rewritten as (27) (28) Since is an integer multiple of , (27) can be simplified to (29) by using the autocorrelation property of -sequence. Therefore, the decision variable is a Gaussian random variable conditioned on with conditional mean (30) and variance (31) Hence, the system average BER is found to be BER (32) Equation (32) can be evaluated numerically.
V. IMPERFECT SYNCHRONIZATION
As mentioned before, the above results obtained are based on the assumption of perfect synchronized reception. However, precise synchronism is difficult to achieve in applications such as wireless communications. We investigate the effect of synchronization error on the performance of the proposed system in this section. Denoting the synchronization error as , where , and assuming an additive white Gaussian noise (AWGN) channel with unilateral noise power spectral density , the decision variable for the reference data bit, say , can be written as (33) where is due to the AWGN and it is easy to show that is a zero mean Gaussian random variable with variance . The imperfect synchronization introduces an interfering term from the neighboring data bit and is given by (34)
If random spreading sequence is employed, in (34) are independent random variables taking values of either 1 or 1 with equal probability. From (33) it is obvious that the BER of the proposed system is 0.5 when . For , the BER of the proposed system is given by BER
where stands for the probability of. Using characteristic-function (CF) method, (35) can be rewritten as BER (36) Equation (36) can be evaluated numerically. When the PG is large, the random variable given by (34) is approximately Gaussian according to the central limit theorem. The mean of is zero and the variance is (37) Therefore, the system BER can be approximated by BER
where is the complementary error function. Compare (38) with the BER of the system with perfect synchronization given by , we can conclude that for large PG the imperfect synchronization merely reduces the useful signal energy and increases the white noise power. This is particularly the case when is small and the second order term of in the denominator can be ignored.
VI. NUMERICAL RESULTS
We first compare the proposed system performance to that of conventional system under ON-OFF wide-band jamming. System parameters are chosen as follows: the jammer power , background noise power , processing gain , jammer ON duration and jammer OFF duration , the corresponding duty cycle . In Fig. 3 , we plot the system BER performance versus signal-to-jammingnoise ratio (SJR) . Using the results obtained in Section III, we calculate the Case A and Case B performance of the proposed system under periodic ON-OFF wide-band jamming. The performance of conventional system under such situation is also evaluated using the analytical result of [7] . As shown in Fig. 3 , the BER of Case B is similar to that of conventional system while the Case A performance is much better. Monte Carlo simulations are also carried out for the proposed system with under periodic ON-OFF jamming, and with under random ON-OFF jamming, respectively. For the random ON-OFF jamming, the ON duration and OFF duration are simulated as random variables uniformly distributed over the 20% region of and , respectively. A number of 1 10 data bits are generated in each simulation. Note for , the proposed system reduces to the conventional system. We can see from the figure that the conventional system performs similarly under either random or periodic ON-OFF jamming, and the performance of the proposed system under random ON-OFF jamming gets closer to that of Case A as increases. Another conclusion can be drawn from the figure is that the two special cases, namely Case A and B, actually provide lower and upper bounds for the performance of the proposed system with the SJR above a certain threshold ( 3 dB in this example). In Fig. 4 , the BER's of conventional system as well as Case A and B of the proposed system are plotted against the jamming duty cycle , where the parameters are held the same as the previous example with fixed ON-OFF period and SJR dB. It is clear from the figure that much better performance can be achieved by the proposed system at low jamming duty cycle.
Next, we investigate the system performance under tone jammers. In the rest of this section, the following parameters are used in the computation: the total interference to signal power ratio is fixed at 10 dB, signal to background noise ratio is set at 12 dB, processing gain is chosen as . In Fig. 5 , we compare the average SNR versus the ratio of tone frequency offset to the bandwidth of SS signal by using (24) of the proposed system to that of the conventional system. Since we are interested in the sensitivity of the system to the tone frequency, only single tone is considered. This is achieved by setting in (24). The curves for the conventional system and the proposed system are obtained by setting and in (24), respectively. As shown in the figure, the proposed system has peaks in the half bandwidth of the SS signal indicating that the system will outperform conventional system when tone jammers are located at these particular frequencies. It is also seen from the Fig. 6 , where we plotted the BER performances of both conventional system and the proposed system versus a single tone frequency offset. The BER's of both the conventional and the proposed systems are obtained by first calculating the conditional BER conditioned on the -sequence and the tone phase, then averaging the conditional BER over the ensemble of -sequence and tone phase. We chose a small processing gain in the evaluation due to the large calculation burden required for larger values of . As a second example, We evaluate the performance of the proposed system under two-tone equal-power harmonic interferer located at and . Here, is chosen equal to three and the total interference power to signal power ratio is still fixed at 10 dB. In Fig. 7 , BER for the proposed system using (32) and that for conventional system are plotted against signal to background noise ratio. It is clear that the proposed system outperform the conventional system by a big margin. Note in this example, the value of can be set to any integer multiples of three and the same performance characteristics will be obtained. Given the locations of the harmonic tone jammers and that can be changed flexibly in the system design, the proposed system can always be made to perform better than conventional system under harmonic tone interference.
VII. CONCLUSION
We have described a chip-interleaving DS SS system which can be considered as a generalization of conventional DS SS system. Its performances under ON-OFF wide-band jamming and multiple tone jamming conditions have been analyzed. It is found that under low duty cycle ON-OFF wide-band jamming, the proposed system can perform much better than the conventional system as the SJR increases. It is also shown that when full period -sequence is used to spread each data bit the proposed system can be made more robust than conventional system under tone jamming by proper selection of the interleaving parameter . Numerical results show that the proposed system is very effective in combating low duty cycle ON-OFF wide-band jamming and can be robust under harmonic tone jamming when properly designed.
